
BIT1612 10-Bit Digital Video Decoder with OSD and T-CON
54
6.28.12 Input Path Selection
BIT1612 Video Decoder內建兩組 10 Bits ADC,提供三組Analog信號輸入端,並可經由Register設定
,以支援CVBS、Y/C及YPbPr (480i or 576i) 的信號輸入,其相關架構示意圖請參考下圖,相關Registers
設定請參考
Table 6-52 及 Table 6-53。
Figure 6-33 Input Path
Table 6-52 Analog Input Path Register
Mnemonic Address R/W Bits Description Default
Chroma Path Selection
0: Data Source form ADC2
R_ANC_SEL 0x0F0[0] RW 1
1: Data Source from ADC1
0
Luma Path Selection
0: Data Source from ADC1
R_ANY_SEL 0x0F0[1] RW 1
1: Data Source from ADC2
0
Video MUX Switch for ADC1
0: ADC1 Signal from AIN11 Pin
R_AFE_SEL 0x0F0[2] RW 1
1: ADC1 Signal from AIN12 Pin
0
Y/C Mode Enable
0: Disable
R_YC_EN 0x0F0[3] RW 1
1: Enable
0
YPbPr Mode Enable
0: Disable
R_YPBPR_EN 0x0F0[4] RW 1
1: Enable
0
Table 6-53 Analog Input Selection
Mode R_ANC_SEL R_ANY_SEL R_AFE_SEL R_YC_EN R_YPBPR_EN
CVBS Mode:
Signal Input from AIN11
0/1 0 0 0 0
CVBS Mode:
Signal Input from AIN12
0/1 0 1 0 0
CVBS Mode:
Signal Input from AIN2
0/1 1 0/1 0 0
Y/C Mode:
Y Signal Input from AIN11
C Signal Input from AIN2
0 0 0 1 0
Y/C Mode:
Y Signal Input from AIN12
C Signal Input from AIN2
0 0 1 1 0
Kommentare zu diesen Handbüchern