
BIT1612 10-Bit Digital Video Decoder with OSD and T-CON
44
6.28.4 Synchronization Process
Synchronization Process Block 從 Y/C 分離後的 Luminance 的信號中,分離解出 HSYNC 和 VSYNC
的信號。
SYNC
SLICER
PHASE
DETECTOR
COUNTER
Vertical
Processor
Reference
Clock
Generator
Reference
Clock
HSYNC
VSYNC
LUMA
Figure 6-28 Synchronization Process
Table 6-44 Synchronization Process Register
Mnemonic Address R/W Bits Description Default
R_SYNC_IDEL 0x0B5[7:0] RW 8 Horizontal Increment Delay 0x4A
R_SYNC_HSYS 0x0B6[7:0] RW 8 Horizontal Sync Start 0x2F
R_SYNC_HSYE 0x0B7[7:0] RW 8 Horizontal Sync End 0xFF
R_SYNC_HCS 0x0B8[7:0] RW 8 Clamp Signal Start 0xF2
R_SYNC_HCE 0x0B9[7:0] RW 8 Clamp Signal End 0xC0
R_SYNC_HSS 0x0BA[7:0] RW 8 Horizontal Delay 0xFD
R_BGPU_POINT_N 0x0BB[7:0] RW 8 Burst Start Point for 60Hz Signal 0x06
R_BGPU_POINT_P 0x0BC[7:0] RW 8 Burst Start Point for 50Hz Signal 0x16
R_SLICER_THD 0x0BD[7:0] RW 8 Sync-Slicer Threshold 0x00
VSYNC Noise Reduction Mode
00: Normal Mode
01: Fast Mode
10: Free-Run Mode
R_VNOISE_MODE 0x0BE[1:0] RW 2
11: Bypass Mode
01
R_FIDT_THD 0x0BE[7:4] RW 4 50/60Hz Detection Threshold 0x8
R_SYNC_LPADJ 0x0BF[1:0] RW 2 Loop Filter Tracker Speed 11
R_SYNC_PDGAIN 0x0BF[3:2] RW 2 Loop Filter Phase Tracker Factor 11
R_SYNC_LPLMT 0x0BF[4] RW 1 Loop Filter Phase Adjustment Speed 0
PLL Free-Run Mode Enable
00: Free-Run on 23.928MHz
01: Disable (Normal)
10: Free-Run on 27MHz
R_SYNC_HPLL 0x0BF[6:5] RW 2
11: Free-Run on 30.07MHz
01
VCR Mode Enable
0: Disable
R_VTRC 0x0BF[7] RW 1
1: Enable
0
Kommentare zu diesen Handbüchern