
BIT1612 10-Bit Digital Video Decoder with OSD and T-CON
16
Line Buffer Clock 3 Polarity
0: Normal
R_LN3CLK_POL 0x0F7[2] RW 1
1: Invert
0
Line Buffer Clock 2 Polarity
0: Normal
R_LN2CLK_POL 0x0F7[1] RW 1
1: Invert
0
Line Buffer Clock 1 Polarity
0: Normal
R_LN1CLK_POL 0x0F7[0] RW 1
1: Invert
0
6.8 Panel Timing Setup
BIT1612 可分別針對Auto Switch所設定的顯示模式,分為Mode 0/1 兩組自動切換Panel Timing設定值,其相
關設定Register請參考 Table 6-11 所列,相對應之輸出波形請參考 Figure 6-4。
Table 6-11 Panel Timing Setup Register
Mnemonic Address R/W Bits Description Default
R_OS_XP 0x013[0], 0x010[7:0] RW 9 HSYNC Pulse Width 0x010
R_OS_XS 0x013[1], 0x011[7:0] RW 9 Active Window Horizontal Start Position 0x020
R_OS_XW
0x013[6:4],
0x012[7:0]
RW 11 Active Window Horizontal End Position 0x200
R_OS_XT_M0
0x016[2:0],
0x014[7:0]
RW 11
Horizontal Total Length on Auto Switch
Mode 0
0x326
R_OS_XT_M1
0x016[6:4],
0x015[7:0]
RW 11
Horizontal Total Length on Auto Switch
Mode 1
0x29D
R_OS_YP 0x017[7:0] RW 8 VSYNC Pulse Width 0x02
R_OS_YS 0x018[7:0] RW 8 Active Window Vertical Start Position 0x05
R_OS_YW
0x01B[1:0],
0x019[7:0]
RW 10 Active Window Vertical End Position 0x0F0
R_OS_YT
0x01B[3:2],
0x01A [7:0]
RW 10 Vertical Total Length 0x0F4
Panel Active Window
Blank Range
(0,0)
R_OS_XS
R_OS_XW
R_OS_XT_M0
R_OS_XT_M1
R_OS_XP
R_OS_YS
R_OS_YW
R_OS_YT
R_OS_YP
HSYNC Output
VSYNC Output
Figure 6-4 Panel Timing Setup
Kommentare zu diesen Handbüchern